

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

Search Results[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(deskewing<in>metadata) <and> (registers<in>metadata)"

e-mail

Your search matched 1 of 1193303 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

[» View Session History](#)[» New Search](#)[» Key](#)

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

Modify Search

☐ Check to search only within this results setDisplay Format: ☒ Citation ☐ Citation & Abstract**1. Very high speed continuous sampling using matched delays**

Clements, S.M.; Liu, W.; Kang, J.; Cavin, R.K., III;

Electronics Letters

Volume 30, Issue 6, 17 March 1994 Page(s):463 - 465

[AbstractPlus](#) | Full Text: [PDF\(264 KB\)](#) IEEE JNL[Help](#) [Contact Us](#) [Privacy &](#)

© Copyright 2005 IEEE -

Indexed by
 Inspec


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(skewing<in>metadata) <and> (sonet<in>metadata) <and> (chip<in>m..."

e-mail

Your search matched 3 of 1193303 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» [View Session History](#)» [New Search](#)

Modify Search

» Key

(skewing<in>metadata) <and> (sonet<in>metadata) <and> (chip<in>metadata)

>>

IEEE JNL IEEE Journal or Magazine

☐ Check to search only within this results set

IEEE JNL IEEE Journal or Magazine

Display Format: ☒ Citation ☐ Citation & Abstract

IEEE CNF IEEE Conference Proceeding

Select Article Information

IEEE CNF IEEE Conference Proceeding

☐**1. 40-43-Gb/s OC-768 16:1 MUX/CMU chipset with SFI-5 compliance**

Hai Tao; Shaeffer, D.K.; Min Xu; Benyamin, S.; Condito, V.; Kudsus, S.; Qinghung Lei; Shahani, A.; Xiaomin Si; Wong, W.; Tarsia, M.; Solid-State Circuits, IEEE Journal of Volume 38, Issue 12, Dec 2003 Page(s):2169 - 2180

[AbstractPlus](#) | Full Text: [PDF](#)(1434 KB) IEEE JNL

IEEE STD IEEE Standard

☐**2. 43 Gb/s full-rate-clock 16:1 multiplexer and 1:16 demultiplexer with SFI-5 interface BICMOS technology**

Koyama, A.; Harada, T.; Yamashita, H.; Takeyari, R.; Shiramizu, N.; Ishikawa, K.; Ito, M.; Yamashita, T.; Yabuki, S.; Ando, H.; Aida, T.; Watanabe, K.; Ohhata, K.; Takeuchi, S.; Yoshioka, H.; Kubota, A.; Takahashi, T.; Nii, H.; Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE 2003 Page(s):232 - 490 vol.1

[AbstractPlus](#) | Full Text: [PDF](#)(684 KB) | [Multimedia](#) IEEE CNF☐**3. Test challenges for SONET/SDH physical layer OC3 devices and beyond**

Udaya Shankar, N.; Test Conference, 2001. Proceedings. International 30 Oct.-1 Nov. 2001 Page(s):502 - 511

[AbstractPlus](#) | Full Text: [PDF](#)(624 KB) IEEE CNF[Help](#) [Contact Us](#) [Privacy & ;](#)

© Copyright 2005 IEEE -

 Indexed by


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

[Search Results](#)
[BROWSE](#)
[SEARCH](#)
[IEEE XPLORE GUIDE](#)

Results for "(skewing<in>metadata) <and> (sonet<in>metadata) <and> (chip<in>m..."

e-mail

Your search matched 3 of 1193303 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

[» View Session History](#)
[» New Search](#)

Modify Search

» Key

(skewing<in>metadata) <and> (sonet<in>metadata) <and> (chip<in>metadata)

>>

IEEE JNL IEEE Journal or Magazine

☐ Check to search only within this results set

IEEE JNL IEEE Journal or Magazine

Display Format: ☒ Citation ☐ Citation & Abstract

IEEE CNF IEEE Conference Proceeding

Select Article Information

IEEE CNF IEEE Conference Proceeding

☐
1. 40-43-Gb/s OC-768 16:1 MUX/CMU chipset with SFI-5 compliance

Hai Tao; Shaeffer, D.K.; Min Xu; Benyamin, S.; Condito, V.; Kudsus, S.; Qinghung Lei; Shahani, A.; Xiaomin Si; Wong, W.; Tarsia, M.; Solid-State Circuits, IEEE Journal of Volume 38, Issue 12, Dec 2003 Page(s):2169 - 2180

[AbstractPlus](#) | Full Text: [PDF\(1434 KB\)](#) IEEE JNL

☐
2. 43 Gb/s full-rate-clock 16:1 multiplexer and 1:16 demultiplexer with SFI-5 interface BICMOS technology

Koyama, A.; Harada, T.; Yamashita, H.; Takeyari, R.; Shiramizu, N.; Ishikawa, K.; Ito, A.; Yamashita, T.; Yabuki, S.; Ando, H.; Aida, T.; Watanabe, K.; Ohhata, K.; Takeuchi, S.; Yoshioka, H.; Kubota, A.; Takahashi, T.; Nii, H.; Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC. 2003 IEEE 2003 Page(s):232 - 490 vol.1

[AbstractPlus](#) | Full Text: [PDF\(684 KB\)](#) | [Multimedia](#) IEEE CNF

☐
3. Test challenges for SONET/SDH physical layer OC3 devices and beyond

Udaya Shankar, N.; Test Conference, 2001. Proceedings. International 30 Oct.-1 Nov. 2001 Page(s):502 - 511

[AbstractPlus](#) | Full Text: [PDF\(624 KB\)](#) IEEE CNF

[Help](#) [Contact Us](#) [Privacy & :](#)

© Copyright 2005 IEEE -

 Indexed by

Day : Sunday
Date: 7/17/2005

Time: 15:50:42

PALM INTRANET

Application Number Information

Application Number: 09/988896

Assignments

Filing or 371(c) Date: 11/19/2001

Effective Date: 11/19/2001

Application Received: 11/21/2001

Pat. Num./Pub. Num: /20030095575

Issue Date: 00/00/0000

Date of Abandonment: 00/00/0000

Attorney Docket Number: 021067-000200US Third Level Review: NO Secrecy Order: NO

Status: 30 /DOCKETED NEW CASE - READY FOR EXAMINATION Status Date: 03/17/2002

Confirmation Number: 9182

Oral Hearing: NO

Title of Invention: METHOD AND CIRCUIT FOR DE-SKEWING DATA IN A COMMUNICATION SYSTEM

Examiner Number: 76906 / JONES, PRENELL

Group Art Unit: 2667 IFW IMAGE

Class/Subclass: 370/516.000

Lost Case: NO

Interference Number:

Unmatched Petition: NO

L&R Code: Secrecy Code:1

Bar Code	PALM Location	Location Date	Charge to Loc	Charge to Name	Employee Name	Location
----------	---------------	---------------	---------------	----------------	---------------	----------

Appln
Info

Contents

Petition Info

Atty/Agent Info

Continuity Data

Foreign Data

Invi

Search Another: Application#

Search

or Patent#

Search

PCT /

Search

or PG PUBS #

Search

Attorney Docket #

Search

Bar Code #

Search

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | Home page

Refine Search

Search Results -

Term	Documents
MULTIPLEX	34427
MULTIPLEXES	10345
(75 AND MULTIPLEX).USPT.	0
(L75 AND MULTIPLEX).USPT.	0

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L78

Refine Search

Recall Text

Clear

Interrupt

Search History

 DATE: Sunday, July 17, 2005 [Printable Copy](#) [Create Case](#)

Set Name Query

side by side

DB=USPT; PLUR=YES; OP=ADJ

L78 L75 and multiplex
 L77 L76 and SONET
 L76 L75 and multiplexer
 L75 deskewing and plurality adj latches
 L74 deskewing and latches
 L73 L69 and mux
 L72 L69 and multiplexing
 L71 L69 and multiplexer
 L70 L69 and multiplex
 L69 de-skewing and plurality adj registers
 L68 L66 and optical

Hit Count Set Name

result set

0 L78
 0 L77
 2 L76
 3 L75
 182 L74
 0 L73
 0 L72
 0 L71
 0 L70
 1 L69
 0 L68

<u>L67</u>	L66 and optical	0	<u>L67</u>
<u>L66</u>	L65 and output adj port and input adj port	2	<u>L66</u>
<u>L65</u>	L64 and multiplexer	10	<u>L65</u>
<u>L64</u>	L62 and skewing	17	<u>L64</u>
<u>L63</u>	L62 and de-skewing	1	<u>L63</u>
<u>L62</u>	first adj register and second adj register and third adj register	2176	<u>L62</u>
<u>L61</u>	system near chip and framer near chip	0	<u>L61</u>
<u>L60</u>	system adj chip and framer adj chip	0	<u>L60</u>
<i>DB=PGPB,USPT; PLUR=YES; OP=ADJ</i>			
<u>L59</u>	L57 and SONET	2	<u>L59</u>
<u>L58</u>	L57 and SDH	1	<u>L58</u>
<u>L57</u>	L55 and de-skewing	4	<u>L57</u>
<u>L56</u>	L55 and de-skew	4	<u>L56</u>
<u>L55</u>	370/516.ccls.	641	<u>L55</u>
<u>L54</u>	L53	2	<u>L54</u>
<u>L53</u>	TCTL and SDH and skew	2	<u>L53</u>
<u>L52</u>	L49 and SONET	7	<u>L52</u>
<u>L51</u>	TCTL and de-skewing	2	<u>L51</u>
<u>L50</u>	L49 and TCTL	1	<u>L50</u>
<u>L49</u>	L47 and sequence	11	<u>L49</u>
<u>L48</u>	L47 and training	2	<u>L48</u>
<u>L47</u>	L46 and bits	11	<u>L47</u>
<u>L46</u>	L45 and chip	11	<u>L46</u>
<u>L45</u>	L44 and skew	14	<u>L45</u>
<u>L44</u>	framer and de-skewing	15	<u>L44</u>
<u>L43</u>	L39 and framer	2	<u>L43</u>
<u>L42</u>	L41 and framer	1	<u>L42</u>
<u>L41</u>	L40 and frame	4	<u>L41</u>
<u>L40</u>	L39 and chip	7	<u>L40</u>
<u>L39</u>	L38 and bits	9	<u>L39</u>
<u>L38</u>	skew and TCTL	9	<u>L38</u>
<u>L37</u>	L35 and optics	1	<u>L37</u>
<u>L36</u>	L35 and OPTical	1	<u>L36</u>
<u>L35</u>	L33 and skew	8	<u>L35</u>
<u>L34</u>	L33 and SONET	2	<u>L34</u>
<u>L33</u>	L32 and sequence	12	<u>L33</u>
<u>L32</u>	L30 and bits	17	<u>L32</u>
<u>L31</u>	L30 and training and bits	2	<u>L31</u>
<u>L30</u>	L29 and early and late	23	<u>L30</u>
<u>L29</u>	de-skewing	330	<u>L29</u>
<u>L28</u>	L26 and de-skewing	0	<u>L28</u>

<u>L27</u>	L26 and de-skew	0	<u>L27</u>
<u>L26</u>	L23 and frame	18	<u>L26</u>
<u>L25</u>	L23 and de-frame	0	<u>L25</u>
<u>L24</u>	L23 and framer	2	<u>L24</u>
<u>L23</u>	L22 and early and late	19	<u>L23</u>
<u>L22</u>	l11 and skew	21	<u>L22</u>
<u>L21</u>	L19 and skew	0	<u>L21</u>
<u>L20</u>	L19 and training near bit	0	<u>L20</u>
<u>L19</u>	sequence near training near chip	12	<u>L19</u>
<u>L18</u>	training near bit near skew	0	<u>L18</u>
<u>L17</u>	early near skew and late near skew	2	<u>L17</u>
<u>L16</u>	L15 and early and late	41	<u>L16</u>
<u>L15</u>	SONET and chip and skew	176	<u>L15</u>
<u>L14</u>	SONET and system near chip and framer near chip	1	<u>L14</u>
<u>L13</u>	L11 and skewing	1	<u>L13</u>
<u>L12</u>	L11 and skewed	2	<u>L12</u>
<u>L11</u>	L6 and first near chip and second near chip	21	<u>L11</u>
<u>L10</u>	L9 and early and late	4	<u>L10</u>
<u>L9</u>	L8 and bits	10	<u>L9</u>
<u>L8</u>	L6 and training near sequence	10	<u>L8</u>
<u>L7</u>	L6 and sequence and training near bits	2	<u>L7</u>
<u>L6</u>	SONET and skew	295	<u>L6</u>
<u>L5</u>	SONET and training near sequence and training near bit	2	<u>L5</u>
<u>L4</u>	de-skew near data	26	<u>L4</u>
<u>L3</u>	late near skew and early near skew	2	<u>L3</u>
<i>DB=USPT; PLUR=YES; OP=ADJ</i>			
<u>L2</u>	late near skew and early near skew	0	<u>L2</u>
<u>L1</u>	late near scew and early near scew	0	<u>L1</u>

END OF SEARCH HISTORY